DOI:10.20894/IJCOA. Periodicity: Bi Annual. Impact Factor: SJIF:5.079 & GIF:0.416 Submission:Any Time Publisher: IIR Groups Language: English Review Process: Double Blinded
E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel top", Elsevier Journal of Electric Power System Research ,Vol.77 ,Issue 8 ,2007 View Artical
S. Ogasawara, J. Takagali, H. Akagi and A. Nabae, "A novel control scheme of a parallel current-controlled PWM inverter", IEEE Trans. Ind ,Vol.28 ,Issue 5 ,1992 View Artical
M. R. Baiju, K. Gopakumar, K. K. Mohapatra, V. T. Somasekharand L.Umannand, "A high resolution multilevel voltage space phasor generation for an open-end winding induction motor", EuropeanPower Electronics and Drive Journal ,Vol.13 ,Issue 4 ,2003 View Artical
K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, "Control of cascaded multi-level inverters", IEEE Trans. Power Electron ,Vol.19 ,Issue 3 ,2004 View Artical
C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations", IEEE Trans. Ind. Electron ,Vol.54 ,Issue 2 ,2007 View Artical
M. Manjrekar, P. K. Steimer and T. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications", IEEE Trans. Ind. Appl ,Vol.36 ,Issue 3 ,2000 View Artical
J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives", IEEE Trans. Ind. Electron ,Vol.54 ,Issue 6 ,2007 View Artical
E. Babaei, "A cascade multilevel converter topology with reduced number of switches", IEEE Trans. Power Electron ,Vol.23 ,Issue 6 ,2008 View Artical
C. Klumpner and F. Blaabjerg, "Using reverse blocking IGBTs in power converters for adjustable speed drives", IEEE Trans. Ind. Appl ,Vol.42 ,Issue 3 ,2006 View Artical
J. Faiz and B. Siahkolah,, "New solid-state onload tap-changers topology for distribution transformers", IEEE Trans. Power Del ,Vol.18 ,Issue 1 ,2003 View Artical
M. G. Hosseini Aghdam, S. H. Fathi, G. B. Gharehpetian, "A novel switching algorithm to balance conduction losses in power semiconductor devices of full-brid", European Transactions on Electrical Power ,Vol.18 ,Issue 7 ,2008 View Artical
Z. Du, L. M. Tolbert and J. N. Chiasson, "Active harmonic elimination for multilevel converters", IEEE Trans. Power. Electron ,Vol.21 ,Issue 2 ,2006 View Artical
S. Tuncer and Y. Tatar, "A new approach for selecting the switching states of SVPWM algorithm in multilevel inverter", European Transactions on Electrical Power, ,Vol.17 ,Issue 1 ,2007 View Artical
O. Lopez, J. Alvarez, J. Doval-Gandoy and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm", IEEE Trans. Ind. Electron ,Vol.55 ,Issue 5 ,2008 View Artical